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The first demonstration of the integration of CMOS and Si/SiGe resonant 
interband tunnel diode (RITD) is reported in this study. RTD-FET circuits in III-V 
materials have demonstrated improved speed and power capability in electronic circuits. 
In Si-based material, recent breakthrough in Si/SiGe RITD grown using molecular beam 
epitaxy (MBE) made the integration with CMOS possible. Discrete Si/SiGe RITDs 
typically exhibit a PVCR of 3.6 and Jp of 0.3 kA/cm2.  
The CMOS devices used in this study features (1) double-well technology, (2) 
localized oxidation on silicon (LOCOS) to provide isolation between devices, (3) SiO2 
gate dielectric of 370 Å thick, (4) highly n-doped polysilicon gate, (5) self-aligned source 
and drain formation, and (6) Al doped with Si for contact and metallization. Based on 
thermal budget considerations, the strategy employed was to integrate the RITD after all 
CMOS high thermal front-end steps, up to the source/drain formation, but prior to 
metallization. The tunnel diodes were grown through openings in a 300 nm-thick 
chemical vapor deposition (CVD) oxide. The RITDs were also grown a top of p+ 
implanted regions of the source and drain of the PMOS. Process integration challenges 
studied in this work include the effect of pre-growth substrate cleaning, patterned growth 
and overgrowth methods, and residual implant damage. 
Si/SiGe RITDs grown by MBE have been monolithically integrated with CMOS 
for the first time. The integrated devices resulted in a PVCR of 2.8 and Jp of 0.3 kA/cm2 
at room temperature, which enables the realization of RITD/CMOS circuitry.    For the 
first time, a NMOS-RITD MOBILE latch was demonstrated in Si.  This logic element 
enables digital and ternary circuit design for high density storage. 
 vi
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INTRODUCTION AND MOTIVATION 
 
The rapid growth in microelectronics and computer industry has been fueled by 
the rigorous effort of scaling down CMOS device dimensions. The printed gate length of 
a transistor is often used as a benchmark that defines the technology node. Today’s state 
of the art industries are capable of delivering transistors with gate length of 100 nm, 
while developing the next generation devices towards the 65 nm technology node. This 
conventional CMOS device, however, will begin to meet very challenging scaling efforts 
as it approaches gate linewidth of about sub 70 nm. The limitation is not due to the 
inability to shrink its physical dimension, but due to some quantum phenomena effects 
that begin to dominate the device operation. Tunneling through ultra thin gate oxides and 
extremely narrow channels results in an unacceptably high leakage current, which 
significantly increases the static power dissipation. The fluctuation of the number of 
dopant atoms in the channel regions that is only few atoms wide creates wide operating 
margins from one transistor to another [1-3].  
The 2001 edition of International Technology Roadmap for Semiconductors 
(ITRS) predicted several emerging technologies that can provide near-term or low-risk 
solutions, and one of these is the RTD-FET (Resonant Tunneling Diodes – Field Effect 
Transistors) technology [4], which is the focus of this study.  
The incorporation of tunnel diodes into any FET technology is expected to 
significantly enhance circuit performance: higher circuit speed, reduced component 
count, and lowered power consumption. The technology, however, is not intended to 




Figure 1.1:  Emerging Technology Sequence. Adopted from 2001 ITRS [4]. 
 
 
1.1.  Tunnel Diode Benchmarks 
The current-voltage characteristic of tunnel diode exhibits a unique negative 
differential resistance (NDR) behavior as shown in Fig. 1.2. Quantum mechanical 
tunneling is readily observed at a low forward-bias condition, resulting in a sudden rise in 
current. The NDR originates from abrupt changes in the probability of tunneling through 
potential barrier as the diode biased beyond critical voltage called the peak voltage (Vp). 
The decrease in current continues until the second critical voltage known as valley 







Figure 1.2: Current-Voltage (I-V) characteristic of a typical tunnel diode. Adopted 
from Sze [5]. 
 
The most important parameter used to characterize the performance of tunnel 
diodes is the peak-to-valley current ratio (PVCR). The PVCR will always be greater than 






=  (1.1) 
where Ip is the peak-current, and Iv is the valley current. Often these numbers are 
expressed in terms of current density, peak current density (Jp), and valley current density 
(Jv). Depending upon the application, Jp is often quoted as another important benchmark 









=  (1.3) 
where A is the cross-sectional of the diode, specified in units of cm2. Therefore, Jp has 










1.2.  RTD-FET for Logic and Memory Applications 
The integration of RTDs with FETs, proposed by Seabaugh et al., has led to 
improved mixed-signal circuit (Fig. 1.3) and is currently being sought to produce THz 
signal generation and detection. The comparator circuit implemented with RTD-
MODFET circuitry has a significantly smaller component count, taking 1/6 the area, 




Figure 1.3:  Schematic diagram of an RTD-MODFET comparator circuit vs. a 
MODFET-only comparator circuit, comparators designed for 35 GHz 
operation, indicating the reduction in component count and improvement in 
circuit speed. Adopted from Seabaugh [6]. 
 
With existing CMOS, the speed gap between microprocessor and memory is 
increasing and memory access will become the limiting factor. Tunnel diode based 
memory addresses this niche issue as well. Tunneling diode based SRAM, or T-SRAM, 
developed by Paul can der Wagt et al. (Fig. 1.4) takes the refresh-free and fast write 
 5 
speed of SRAM and puts it into the footprint of a DRAM cell by reducing component 
count (1 transistor/2TDs versus 6 transistors) and uses a tunnel diode pair to store a bit 
[8]. The instability in the NDR region leads to bistability and the circuit latches to the 
high or low state, thus storing information. This T-SRAM cell was demonstrated using 




















9 x 1010 x 10
 
 
Figure 1.4:. The schematic circuit diagram and I-V characteristic of a T-SRAM memory 
cell. Adopted from van der Wagt [8]. 
 
Up to the early part of 1990s, most of the work in tunnel diode development was 
done in III-V compound semiconductors.   Recent breakthrough in the development of 
Si-based Resonant Interband Tunnel Diode (RITD) by Rommel et al., however, showed a 
promising potential in overcoming the compatibilities issues. The structures investigated 
utilized undoped Si or SiGe layers sandwiched between two δ-doping planes grown by 
MBE [9-10]. The latest SiGe design by Niu Jin et al. results in peak-to-valley current 
ratio (PVCR) up to 3.6 with peak current density (Jp) up to 300 A/cm2 [11].  
This thesis will be the first attempt to integrate SiGe RITD with CMOS 
technology. The success of this project will provide a platform for further development of 
 6 
Si-based RITD-FET circuitry that will exhibit superior device performance for logic and 
memory applications.  
 
1.3. Organization of Thesis 
 The discussion is presented according to the progression of the idea, which is not 
necessarily in chronological order. Chapter 2 discusses the fundamental physics and 
mechanism of tunnel diode in general. It is followed by a discussion of the development 
of Si-based resonant interband tunneling diode (RITD) given in chapter 3. The Si/SiGe 
RITD is then used as a template for integration with CMOS. Chapter 4 reports the 
integration strategy used in this investigation. The discussion includes the thermal budget 
consideration, placement of RITD, mask layout design, and process development. The 
anticipated process challenges were studied in greater detail in chapter 5. Moreover, 
chapter 6 gives a detailed report on how the geometry and area affects the device 
performance of RITDs. A new concept of integration by overgrowth method is 
introduced in chapter 7. Finally, chapter 8 presents the result of the first successful 









This chapter describes the fundamental theory behind the operation of tunnel 
diode. Section 2.1 gives brief overview of quantum mechanical tunneling. Mathematical 
expressions for tunneling probability for different potential barriers are given. The 
discussion is then followed by description of three different classifications of tunnel 
diodes. Section 2.2 details the operation of Esaki tunnel diode. Different current 
components are discussed, and mathematical expressions are presented. It is not the goal 
of this study to show rigorous mathematical derivation of equations presented in this 
chapter. Rather, they are given to show the effect of some important parameters. Section 
2.3 describes Resonant Tunnel Diode (RTD). Section 2.4 gives brief overview of 
Resonant Interband Tunnel Diode (RITD), which will be explained in great detail in 
Chapter 3.  
 
 
2.1. Quantum Mechanical Tunneling 
 
Many people have tried and debated how to accurately describe tunneling 
phenomenon. However, there has not been one satisfying answer simply because the 
concept has no analog in classical physics. Consider the case of a particle, such as 
electron, traveling towards a finite potential barrier as illustrated in Fig. 2.1. In classical 
physics, there is no possibility that it is ever being found on the other side of the barrier, 
unless its kinetic energy exceeds the height of that barrier [12]. Quantum mechanically, 
however, there is an exponentially decaying wave function associated with the particle 
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beyond the boundaries of the barrier. In other words, there is a finite probability that the 
particle slightly penetrates into the potential barrier for some distance. If the potential 
barrier is thin relative to the particle’s Bloch wavelength, the particle can slip freely 
through the barrier without having the energy to surmount it. This ghostlike passage 




Figure 2.1:  Schematic diagram showing the tunneling of an electron or similar particle 
from the left of the potential barrier of thickness L and height V0, which is 
greater than the incident particle energy. Adopted from McKelvey [12]. 
 
 The rectangular potential barrier as shown in Fig. 2.1 is most appropriate to model 
the RTD. Interband tunnel diode, however, are often modeled as to have either triangular 
or parabolic potential barrier (Fig. 2.2). Tunneling probability can be approximated using 
Wentzel-Kramers-Brillouin (WKB) method as in the case of triangular (Eq. 2.1) and 










































where, m* is the effective mass of the particle, Eg is the bandgap of the semiconductor, ħ 
is the Planck constant, and ξ is the electric field. From both expressions it is clear that to 
obtain large tunneling probability, both the effective mass and the bandgap should be 
small and electric field should be large. 
  In summary, the necessary conditions for tunneling are: (1) occupied energy states 
exist on the side from which the electron tunnels; (2) unoccupied energy states exist at 
the same energy levels on the side to which the electron can tunnel; (3) the tunneling 
potential barrier height is low and the barrier width is thin enough that there is a finite 
tunneling probability; and (4) the momentum is conserved in the tunneling process [5].   
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2.2. Esaki Tunnel Diodes 
 
The introduction of junction transistor in the early 1950s stimulated a rigorous 
investigation to understand p-n junction properties [14]. Special interest was directed 
towards different types of breakdown mechanism. One mechanism being postulated was 
avalanche breakdown, in which tunneling occurs from the valence band in the p+ type 
region to the conduction band in the n+ type region. Further investigation showed that the 
breakdown voltage decreases substantially as the net impurity density of one side of the 
diode increases to the order of 1017 cm-3. Building upon these findings, Esaki 
experimented with even higher doping concentration. He observed that when the doping 
level exceed 1018 cm-3 the breakdown voltage became much less than 1 V and the reverse 
bias current became more conductive then the forward direction, a device referred to 
these days as the backward diode. He was compelled to increase the doping concentration 
on both sides of the junction that led to the invention of tunnel diode. Tunneling current 
was observed at very low forward bias voltage. He also reported a unique negative 
differential resistance behavior.  To honor his discovery, this type of diode is often 




Figure 2.3: Schematic energy diagram of Esaki tunnel diode. Adopted from Sze [5]. 
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In other words, Esaki tunnel diode consists of p-n junction, in which both p and n 
are degenerately doped. Fig. 2.3 shows a schematic energy diagram of a tunnel diode in 
thermal equilibrium. Because of the high doping concentration, the Fermi energy level is 
a few kT above the conduction band in n+ side, and few kT below the valence band in the 
p+ side. The width of depletion region is typically of the order of 10 nm or less, which is 
substantially narrower than the conventional p-n junction.   
 Fig. 2.4 shows the energy band diagram with the corresponding I-V characteristic 
under different biasing conditions. When the junction is in reverse bias (Fig. 2.4(a)), 
tunneling occurs from the occupied states in p side to available states in the n side. At 
zero bias or thermal equilibrium as in Fig. 2.4(b), there is no available state for tunneling 
to occur; thus, no current flows. When small forward bias is applied (Fig. 2.4(c)) the 
filled states on the n side can tunnel to the unoccupied states in the p side, resulting in 
sudden rise in current. Tunneling continues to occur until the conduction band of the n 
side cross the valence band of the p side. Biasing slightly beyond this condition results in 
abrupt decrease in tunneling probability, leading to sudden drop in current. Negative 
differential resistance (NDR) behavior is observed. When the bias exceed the built-in 
potential of the junction, the diffusion current dominates, resulting in exponential 
increase in current. 
 Based on the band diagram analysis, the static IV-characteristic of a tunnel diode 
can be broken down into three different current components: (1) band-to-band tunneling 
current, Jt, (2) excess current, Jx, and (3) thermal current, Jth, [5]. 




Figure 2.4: Schematic energy band diagram of tunnel diode in: (a) reverse bias; (b) 
thermal equilibrium or zero bias; (c) to (d) different stages of forward bias 
conditions; (e) the corresponding I-V characteristic.   
 
To the first order approximation, tunneling current can be derived using the density states 
in the conduction and valence bands. Assuming parabolic potential barriers (Eq. 2.2) and 
taking into account the conservation of momentum, tunneling current is given as 
 [ ]
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where FC(E) and FV(E) are the Fermi-Dirac distribution function, E┴ is the energy 

























Figure 2.5: Three current components of static I-V characteristic of tunnel diode: band-
to-band tunnel current, excess current, and thermal current. Adopted from 
Sze [5]. 
 
 The second component is known as excess current. In an ideal case, the tunneling 
current should cease to zero when the conduction band of n-side start to overlap the 
valence band of the p side. In practice, however, the current has never reach zero, and the 
current is considerable in excess of the normal diode current; thus, the term excess 
current [15]. It was suggested that this excess current can be accounted for by a 
mechanism of carriers tunneling by way of energy states within forbidden gap. 
Chynoweth et al. proposed a mathematical model of this current based on the different 
possible routes through which electron can tunnel (Fig. 2.6). The expression for excess 
current is given as follows.  










Finally, the thermal current is the familiar normal diode current. 
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Figure 2.6: Mechanism of tunneling via states in the forbidden gap for the excess 
current flow. Adopted from Chynoweth [15]. 
 
Table 2.1 lists different Esaki tunnel diodes. It is important to note that the first 
three studies on the list were using alloying process to fabricate tunnel diodes. In later 
discussion in chapter 3, this technique posts a problem for large scale integration with 
other technology.  
 
Table 2.1: Examples of reported Esaki tunnel diode results for various materials. The 
entries listed in the table list the highest reported experimental values in each 
system. Adopted from Rommel [10]. 
 
Study Material Jp (kA/cm2) PVCR 
Meyerhofer, 1962 Ge 16  9.3 
Franks, 1965 Si 1  3.8 
Holonyak, 1960 GaAs – 25.0 
Richard, 1993 P+GaAs/P+In0.1Ga0.9As/ 
N+GaAs 
13  21.0 




2.3. Resonant Tunnel Diodes 
Another type of structure that falls under the classification of tunneling device is 
Resonant Tunnel Diodes (RTD). The mechanism in which the device operates bears little 
resemblance to the conventional diode or even to Esaki diode. RTD is a unipolar device 
as compare to Esaki diodes that is bipolar. In other words, there can only be p-type or n-
type RTD. This also means that tunneling mechanism occurs on the same energy band; 
hence, it is sometimes referred as resonant intraband tunnel diode. In order to appreciate 
the technology, let’s consider some conceptual basis in quantum mechanics. 
 It is well understood that electron bound to a potential well with finite width and 
height, or quantum well, can no longer have continuous every spectrum; rather, it 
develops discrete energy levels [12,16]. Fig. 2.7 shows the first three of energy levels in 
which electron can exist and oscillate within the well. This phenomenon is being 




Figure 2.7: A potential well of finite width and depth. Electron bound within the well 
have discrete energies. Adopted from Hummel [16]. 
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Potential wells can be formed by a pair of heterojunctions, which produce large 
conduction band offset in the case of n-type RTD. This concept has been realized by 
using non-equilibrium epitaxial processing technique such as molecular beam epitaxy 
(MBE). Such technique has the capability of growing epitaxial thin film of different 
materials to the order of atomic layer. 
 Fig. 2.8 shows the energy band diagram of a double barrier RTD and the 
corresponding IV characteristic at different bias conditions. The width of the barrier has 
to be thin enough to allow an appreciable probability of tunneling. The height can be 
engineered by choosing different wide-bandgap materials and typically is greater than 
1V. Tunneling occurs when energy of electrons at the electrode coincide with the energy 
level in the confined states within the well [12]. This condition is known as resonance. At 
zero bias (Fig. 2.8(a)) there is no available states in the well; hence, no current flows. 
When a small forward bias is applied, the energy levels inside the well are lowered in 
such a way that resonance occurs (Fig. 2.8(b)). Electrons now can tunnel from the left 
electrode to quantum states within the well, and subsequently tunnel the right electrode, 
resulting in tunneling current. Biasing slightly beyond the critical voltage, the diode is no 
longer in resonance, leading to sudden decrease in current and NDR behavior is observed 
in the IV characteristic. Further biasing will eventually provide electron enough kinetic 
energy to surmount the potential barriers, cause the current to rise again. 
Table 2.2 lists different RITDs. One of the greatest issues in the RTD is that it can 
produce high excess current at room temperature if the quantum wells are not sharply 
defined or phonon excitation is required for energy conservation. Most of RTD 








Figure 2.8:  (a) RTD at zero bias. (b) Small forward bias is applied, creating resonance 
condition so that tunneling occurs. (c) Biasing beyond critical voltage results 
in NDR behavior. (d) The corresponding static IV characteristic. Adopted 
from McKelvey [12]. 
 
 
Table 2.2: Examples of reported RTD results for various materials. The entries listed in 
the table list the highest reported experimental values in each system. 
Adopted from Rommel [10]. 
 
Study Material Jp (kA/cm2) PVCR 
Ismail, 1991 Si/Si0.7Ge0.3/Si 0.4 1.2 
Kan, 1988 AlAs/GaAs/AlAs on Si 1.63 2.9 
Brugger, 1991 AlGaAs/GaAs/AlGaAs 10 7.2 
Chow, 1992 AlAs/In0.53Ga0.47As/AlAs 76 25 
Smet, 1992 AlAs/In0.53Ga0.47As/InAs/ 
/In0.53Ga0.47As/AlAs 
5.8 51.6 








2.4. Resonant Interband Tunnel Diodes 
Resonant interband tunnel diode (RITD) is a hybrid between Esaki diode and 
RTD. It incorporates quantum wells on each side of p-n diode structure. The conceptual 
idea was first proposed by Sweeny and Xu in the late 1980s [17]. They suggested three 
different configurations of RITD. Fig. 2.9 shows one the proposed structures. 
Fundamentally, RITD is a double well bipolar device as to compare to RTD, which is a 
double barrier unipolar device. As forward bias is applied to the device, resonant 
tunneling occurs between holes states in the p side quantum well and electron states in 
the n side quantum well. Beyond the critical voltage, the diode is no longer in resonance, 
and NDR will occur. Like in the case of Esaki and RTD, further biasing will give carriers 




Figure 2.9: Schematic energy band diagram of proposed RITD. Heterojunctions forms 
quantum wells on conduction and valence bands. Adopted from Sweeny and 
Xu [17]. 
 
Another configuration that is most relevant to the study presented in this thesis is 
the modulated-doped RITD. Fig. 2.9 shows the schematic energy diagram of such device. 
One of the advantages is that the pn diode does not have to be degenerately doped in 
favor of ultrahigh speed performance due to lower junction capacitance. The quantum 




planes. This structure was first demonstrated by Rommel et al. [9] on Si/SiGe/Si using δ-
doped plane of B and Sb. The development of Si-based RITD will be discussed in detail 







Figure 2.10: (a) Schematic band diagram of a modulation-doped RITD. Quantum well on 
both side of the diode can be formed using two delta planes. Adopted from 




Table 2.3: Examples of reported RITD results for various materials. RITD type refers 
to configurations defined by Sweeny. Adopted from Rommel [10]. 
 
Study RITD Material PVCR 
Su, 1993 III GaAs/δn+-i-δp+ 5.0 
  GaAs/δn+-i-δp+-i δn+ 3.2 
Duschl, 2001 III Si/δp+/SiGe/δn+/Si 6.0 
Chen, 1990 II InAs/AlSb/GaSb 4.7 
Shiralagi, 1997 II InAs/AlSb/GaSb 1.1 
Shiralagi, 1998 II InAs/AlSb/GaSb 15.0 
Soderstrom, 1989 Double Barrier InAs/AlSb/GaSb/AlSb/InAs 20 
Day, 1993 Double Barrier p-n InAlAs/InGasAs DQW 104 




SI-BASED RESONANT INTERBAND TUNNEL DIODES 
 
 
 This chapter gives an overview of Si-based Resonant Interband Tunnel Diode 
(RITD) technology. The chapter is organized in two sections. The first section traces the 
chronological development of Si-based RITD up to the present time. The second part of 
the chapter describes the fabrication and process challenges of discrete SiGe RITDs. 
 
3.1. Historical Development 
In 1993, Jorke et al. demonstrated for the first time epitaxially grown Si-based 
interband tunnel diode [19]. The original intention of the experiment, however, was not to 
study tunnel diode per say; rather to investigate the defect assisted tunneling current at p-
n junction epitaxially grown by using MBE technique. His approach was to insert a thin i-
layer of different thickness forming p+in+ junctions. He discovered that for i-layer 
thickness of 5 nm, the IV characteristic showed negative differential resistance (NDR) 
behavior with peak-to-valley current ration (PVCR) of 2 at room temperature. 
Unfortunately, this work was overlooked by the scientific community as the context of 
overall paper was on bipolar junction transistor (BJT). 
Four years prior to Jorke’s experiment, a new concept of resonant interband 
tunneling diode was introduced by Sweeny and Xu [17] as discussed in the previous 
chapter. The embodiment of this idea in Si-based material, however, was not realized 
until 1998 through a study conducted by Rommel et al. [9,10] using δ-doped planes and 
insertion of i-layer to form double quantum wells structure. In essence, there are five key 
points to the SiGe RITD design: (i) an intrinsic tunneling barrier called spacer (ii) δ-
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doped injectors, (iii) off-set of the δ-doping planes from the heterojunctions interfaces, 
(iv) low temperature molecular beam epitaxial growth (LT-MBE), and (v) post-growth 
rapid thermal annealing (RTA) for dopant activation and point defect reduction. 
 TD1 TD2  
   
  
 (c) (d) 
 
Figure 3.1: Schematic diagram of the first Si/SiGe/Si RITD structures. (a) Tunneling 
barrier was 4 nm Si0.5Ge0.5. (b) Additional 1 nm of undoped on either side of 
Si0.5Ge0.5 was utilized as tunneling barrier. (c) The schematic energy band 
diagram of structure TD2. (d) IV-characteristic of TD2. Adopted from 
Rommel [10]. 
 
It was theorized that i-layer would reduce the total number of scattering sites in 
the tunnel barrier which may contribute to excess current, enhancing the PVCR. Secondly 
it also provides a buffer for the interdiffusion of dopants. Si0.5Ge0.5 was chosen as the 
tunneling barrier layer because SiGe has relatively narrower bandgap than Si, lowering 
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the potential barriers; hence, increases the probability of tunneling as Eq. 2.1 and 2.2 
predicts.  
The effect of post-growth RTA temperature was also studied. Samples as-grown 
showed no evidence of NDR. In contrast, samples that went under hear treatment at 
700oC and 800oC for 1 minute, exhibited NDR behavior. In addition, PVCR and peak 
current density (Jp) were found to be strongly dependent on the placement of δ-doped 
planes. Devices with TD2 structure show superior performance with a PVCR up to 1.54 
and Jp of 3.2 kA/cm2. 
Encouraged by the findings, Rommel and his team made further modifications to 
the device structure by varying the spacer thickness and optimizing post-growth RTA 
temperature [10]. They demonstrated PVCR as high as 2.05 and Jp of 22 kA/cm2 for 
spacer thickness that consist of 2 nm of Si0.5Ge0.5 sandwiched between 1 nm of undoped-
Si layers.  
Furthermore, they also experimented on spacer made of undoped Si. The key 
difference between purely Si RITD and SiGe RITD are: (1) purely Si tunnel barrier 
eliminates critical thickness issues and strain associated with SiGe alloys, (2) strain 
relaxation during the RTA heat treatments is avoided, and (3) quantum confinement is 
not aided by the presence of a heterojunctions discontinuity [20]. This particular study, 
however, did not result in any improvement in device performance. The highest PVCR 
obtained was 1.41 with Jp of 10.8 kA/cm2.  
 Adopting the structure proposed by Rommel (TD2), Duschl et al. at Max Planck 
Institute in Germany replicated the experiment [21]. They demonstrated a PVCR of 4.2 
and a Jp of 3 kA/cm2. The improvement was merely attributed to different reactor and 
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better growth condition. The device performance was further enhanced by varying Ge 
content in the i-layer as to form Si0.52Ge0.48 and adjusting its position within the intrinsic 
zone. They reported PVCR as high as 5.45 with Jp or 8 kA/cm2 [22]. In a third 
experiment, a new world record was achieved with PVCR of 6.0 and an extremely high Jp 
of 33 kA/cm2 by substituting the element of n-type δ-plane with P rather than Sb. [23]. 




Figure 3.2: (a) IV characteristic of different annealing temperature for structure 
consisting δB/3nm Si0.54Ge0.46/1 nm Si/δP. (b) The corresponding Jp, Jv, and 
PVCR. Adopted from Eberl [23]. 
 
 Continuing Rommel’s efforts and gaining insights from Duschl’s work, Niu et al. 
immediately employed the δ-doping plane of P [11]. They observed right away a 
substantial enhancement in PVCR from 2.05 to 2.7. Phosphorous has higher solid-
solubility limit than Sb at the growth temperature, resulting in higher degeneracy at the δ-
doped layer and increase in tunneling probability. Recent study that utilized SiGe 
cladding layer to suppress B diffusion during the post-growth anneal (Fig. 3.3) shows a 
PVCR as high as 3.6 and a Jp of 0.3  kA/cm2.  The new structure is shown to have higher 
optimum annealing temperature, which appears to be more effective in reducing defects 
that results in lower valley current and higher PVCR. Higher thermal budget also makes 
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this technology more attractive for integration with current CMOS technology. For this 
reason, Niu’s latest structure will be utilized in this thesis work. Finally, table 3.1 list the 




Figure 3.3: (a) Schematic diagram of RITD with SiGe cladding layers to suppress B 
diffusion. (b) Schematic energy band diagram of the corresponding 
structure. (c) The solid line represents the IV characteristic of structure in 
(a). Adopted from Niu [11]. 
 
 
Table 3.1: Chronological development of RITD technology. 
 
Study Description Jp (kA/cm2) PVCR 
Sweeny, 1989 [17] Conceptual design using        
δ-doped planes 
– – 
Rommel, 1998 [10] δB/i-Si/Si0.5Ge0.5/i-Si/δSb 22.0 2.05 
Duschl, 1999 [21] δB/i-Si/Si0.5Ge0.5/i-Si/δSb 3.0 4.2 
Duschl, 1999 [22] δB/i-Si/Si0.52Ge0.48/i-Si/δSb 8.0 5.45 
Eberl, 2001 [23] δB/i-Si/Si0.52Ge0.48/i-Si/δP 33.0 6.0 
Niu, 2002 [11] Si0.6Ge0.4/δB/ Si0.6Ge0.4/i-Si/δP 0.3 3.6 
100nm n+ Si 
2nm undoped Si 
4nm undoped Si 0.6 Ge 0.4 
80nm p+ Si 
P δ-doping plane 
B δ-doping plane 1nm undoped Si 0.6 Ge 0.4 






















































3.2. Fabrication Processes and Challenges 
In theoretical analysis of a device, an ideal case is usually assumed. It only takes 
the consideration of nature limiting conditions, such as the band gap of a material or 
effective mass of a certain particle. In reality, there are many other limiting factors that 
can only be determined experimentally. In many cases, these non-ideality factors can be 
traced to processing issues and limitations. The following sub-sections will discuss the 
fabrication of discrete SiGe RITD in sequential order from substrate preparation to 
metallization.  
 
3.2.1. Substrate Cleaning and Preparation 
 Substrate preparation is the first critical step prior to any epitaxial growth process. 
Since the grown epi-layer tends to adopt the crystal structure of the underlying substrate, 
the presence of native oxide or other impurities on the surface are undesirable. Therefore, 
the removal of these interfacial films need to be performed before successful epitaxial 
growth can be initiated [24]. 
 The goal is to produce a hydrogen-terminated surface that is stable in air for 
several hours. A cleaning technique known as “Shiraki” process has been widely used 
and accepted by Si-MBE community as a standard method. The process, however, 
involves many steps and requires high temperature treatment at 850oC prior to growth. 
Thompson et al. developed a simplified version of the Shiraki process (Table 3.2) that 
requires lower temperature treatment at 200oC. This cleaning process is usually used in 
fabricating discrete SiGe RITDs. 
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Table 3.2: Abbreviated Shiraki cleaning process develop at Naval Research Laboratory. 




DI H2O rinse 
Boiling HNO3 for 10 min. 
DI H2O rinse 
4% HF for 20 sec. 
DI H2O rinse 
Boiling NH4OH: H2O2:H2O (1:1:3) for 10 min. 
DI H2O rinse 
4% HF for 20 sec. 
Dry N2 
 
Thermal steps prior to MBE growth 
200oC for 1 hr. bake 
Ramp to buffer growth temperature, 650oC 
 
3.2.2. Low Thermal Molecular Beam Epitaxy (LT-MBE) 
The fabrication of RITD layers is based on the solid-source molecular beam 
epitaxy (MBE) technique. The discussion in this section starts with a general description 
of epitaxy process and will shift to LT-MBE gradually. 
By definition, epitaxy is a process of growing a crystalline material upon a 
crystalline substrate. If the grown material is identical with the substrate, it is termed 
homoepitaxy. In the case of different materials is referred as heteroepitaxy. Since 
dissimilar materials have different lattice spacing, there is usually some amount of strain 
associated with heteroepitaxy. In the case SiGe grown on Si substrate, there is about 4% 
lattice mismatch in which the Si has wider lattice constant.  
 There are several requirements for successful heteroepitaxy process [24]. First, 
the substrate must be inert to the ambient. This will depend heavily on substrate cleaning 
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and preparation. Moreover, there must be chemical compatibility between materials to 
avoid compound formation or massive dissolution. Finally, the grown material and 
substrate should have closely matched thermal expansion coefficient to avoid dislocations 
on the interface.  
 Film formation is initiated by nucleation process by which reactants combine to 
form isolated ensembles that attach to different points on the surface of the substrate. Fig. 
3.4 illustrates different possible sites of nucleation in cubic crystal with their associated 
binding energies. The cube is bounded to their neighbor with a binding energy of φ1/face 
and φ2/edge. Upon the arrival on the substrate (site A), species move by surface diffusion 
mechanism until they find nucleation sites or being desorbed from the surface. The 
probability of desorption is higher on the sites with lower binding energy; hence, 
nucleation is likely to happen on steps and corners (site B and C respectively). Any 
presence of crystal defects, contaminants, and abrupt topography can be preferable 
nucleation sites. 
Site A: Adsorption on a surface, with a binding energy of φ1 + 4φ2. 
Site B: Adsorption at a step, with a binding energy of 2φ1 + 6φ2. 
Site C: Adsorption at a corner, with a binding energy of 3φ1 + 6φ2. 
Site D: Adsorption incorporation into a step, with a binding energy of 4φ1 + 8φ2. 




Figure 3.4: Atomic sites in a simple cubic crystal. Adopted from Ghandhi [25]. 
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 MBE is one of the techniques to grow epitaxial layer. Fig. 3.5 shows the typical 
configuration of an MBE tool. Material to be grown is directly transported to the 
substrate by a directed molecular beam under ultra high vacuum system. The beams of 
dopant, such as B and P, are generated by thermal evaporation of their solid forms. Si, 
however, requires electron beam heating to produce significant flux of material. The 
growth rate, in which proportional to the incoming flux, is controlled by mechanical 
shutters. A very well controlled growth rate down to 1 Å/sec can be achieved. In addition, 




Figure 3.5: Basic configuration of an MBE tool. Adopted from Ghandhi [25]. 
 
 The incorporation of δ-doped planes in RITD structures posed a major challenge. 
By definition δ-doped plane is a region of doping impurities within a two dimensional 
plane [10]. Fundamentally, the growth of δ-doped planes is nothing than stop growth 
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with only flux of dopant atoms onto the substrate. The formation of δ-Sb or δ-P is often 
limited by phenomenon known as segregation, which occurs when impurities exceed the 
solid solubility limit in Si, leading to higher surface concentration. The direction in which 
the dopant segregate is towards the direction of the growth, resulting in broadening of δ-
Sb dopant profiles. On the other hand, the growth of δ-B is often characterized by 
diffusion that also results in the undesirable of broadening of the dopant profile.  
The problem of Sb and P segregation can be overcome by lowering the growth 
temperature, allowing the dopant atom to have enough energy only to impinge into the 
crystal lattice immediately after its arrival. The trade-off, however, low temperature MBE 
process usually results in higher defect density. In the case of δ-B, although LT-MBE 
may help to form a sharper dopant profile it is still vulnerable to the effect of post-growth 
thermal treatment. Finally, Table 3.2 describes a typical step-by-step LT-MBE growth of 
SiGe RITD used in this thesis work. 
 
Table 3.3: LT-MBE process to fabricate SiGe RITD structure as described in Fig. 3.3 
(a). Process recipe is courtesy of Phillip E. Thompson. 
 
Layer Si growth rate (Å/sec) 
Ge growth rate 
(Å/sec) 
Substrate 
Temp. (oC) Thickness (Å) 
Si buffer 1 – 650 20 
p+Si 1 – 650-500 100 
p+Si 1 – 500 540 
p+Si 0.6 – 500 160 
SiGe 0.6 0.4 500 10 
δ-B plane – – 500-320 – 
SiGe 0.6 0.4 320 40 
Si 0.6 – 320 20 
δ-P plane – – 320 – 





3.2.3. Post-growth Rapid Thermal Anneal 
Thermal treatment post MBE growth is proven to be necessary, and the process is 
often referred as post-growth anneal. As grown RITD usually doesn’t exhibit NDR 
behavior or very small PVCR in the IV characteristic. The reason is that the dopant, 
which are impinged on the silicon, are only interstitially incorporated into the lattice 
structure; hence, they are not electrically active. An external thermal energy allows the 
dopant to move around and lodge into the Si lattice by substitution mechanism, producing 
electrical carriers.  
Moreover, the post-growth anneal also helps to eliminate point defects that are 
formed during MBE growth due to strain associated with different layers and amount of 
impurities. As a result, the tunneling assisted current through defects sites will be 
substantially reduced, lowering the valley current and increasing PVCR. The higher the 
post-growth anneal temperature, the more effective it dissolves the defects. This 
enhancement, however, is limited. Higher anneal temperature will also result in the 
broadening of the δ-doped profile, which in turn deteriorates the PVCR. 
Since the goal is to preserve the integrity of δ-doped planes, rapid thermal anneal 
(RTA) is needed. Fig. 3.5 shows the schematic diagram of typical RTA system. A well-
controlled spike of high temperature for a short amount of time can be achieved.  
In summary, the optimum post-growth anneal condition is achieved when (i) 
dopant activation is maximized, (ii) the number of defects sites are minimized, and (iii) 
the broadening of dopant profile due to either diffusion or segregation is minimized. In 
the experiment conducted by Jin et al. [11], they observed that the anneal condition is 
strongly dependent on device structures. The use of SiGe cladding layer was proven to 
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suppress boron diffusion as shown in Fig. 3.6(a). Consequently, the thermal budget is 
also raised, and the optimum anneal condition is achieved at 825oC for 1 minute. 
 
 
Figure 3.6: Schematic diagram of typical RTA system. Adopted from Ghandhi [25].  
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Figure 3.7: (a) The suppression of boron diffusion during post-growth anneal utilizing 
SiGe cladding layer. (b) The optimum anneal conditions for different RITD 





3.2.4. Patterning and Metallization 
Prior to metallization, native oxide layer that may have been grown through 
exposure to room air is removed by a short buffered oxide etch. This step is critical as to 
guarantee lower contact resistance. A thin layer of Ti/Au is then deposited using thermal 
evaporation technique. Circular dots of various sizes are patterned using the conventional 
contact lithography. Using the Ti/Au dots as self-aligned etch mask, the unwanted Si 
epitaxy regions are removed using wet etch in HF:HNO3:H2O (1:100:100) solution. The 
etch rate is found to be strongly dependent on the amount of HF in the mixture, and is 
calibrated in such a way to be around 100 nm/min. Finally, a layer of Ti/Au is also 





INTEGRATION STRATEGY, MASK DESIGN LAYOUT,  
AND PROCESS DEVELOPMENT 
 
 
The integration of SiGe RITD into CMOS technology will require modification to 
the existing CMOS fabrication steps. The goal is to minimize the addition of process 
steps while maintaining the integrity of CMOS devices. This chapter will address many 
different aspects of the integration process. Section 4.1 describes the integration strategy 
employed in this study. Section 4.2 will discuss the testchip design and fabrication. 
Moreover, section 4.3 lists the complete fabrication processes from start to finish.  
 
4.1. Integration Strategy 
The integration strategy used in this thesis work involves primarily two aspects: 
thermal budget and the placement of RITDs within CMOS template. 
 
4.1.1. Thermal Budget 
The limiting condition of a thermal process is often referred as thermal budget. At 
high temperature, dopant will have enough energy to redistribute in the crystal lattice 
through either interstitial or substitutional sites; hence, changing the electrical property of 
the material. The velocity by which the dopants move at a specific temperature is defined 
as diffusivity (D) with unit of cm2/second. The square root of the product of  D and time 
(i.e. Dt ) is known as diffusion length, which is used to determine the thermal budget of 
a process. Exceeding a thermal budget will result in substantial alternation in device 
performance. 
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In the effort to integrate SiGe RITD and CMOS, the thermal budget of each 
technology will be considered carefully as shown in Table 4.1. In CMOS, the step from 
well to source and drain formation is often referred as the front-end processes. Likewise, 
the subsequent processes, such as passivation and metallization, are called back-end 
processes. It is obvious that the thermal budget of RITD is much less than the CMOS 
front-end processes and higher than the back-end processes. Therefore, it is evident to 
build the RITD after all CMOS front-end steps, but prior to the back-end.  
 
Table 4.1: Thermal budget of CMOS and RITD. The CMOS process is based on the 
twin-well CMOS technology developed at Rochester Institute of Technology.  
 
CMOS RITD 
Critical Steps Temp(oC) Critical Steps Temp(oC) 
Well drive-in 1100 MBE Growth 320-650 
Field oxide growth 1100 Post-growth anneal 825 
Gate oxide growth 1000   
Poly gate deposition 610   
S/D anneal 1000   
Passivation 425   
Metal sintering 415   
 
 
4.1.2. The Placement of RITD within CMOS Template 
The most suitable place to build the RITD was right on top of the source/drain 
(S/D) of CMOS devices as shown in Fig. 4.1. This configuration shows three-
dimensional structuring where one device is integrated vertically on top of the other. 
There are many advantages to this strategy. First, compact circuit that requires less area 
with greater functionality can be achieved. Secondly, there is possibility that S/D and 
RITD can formed in a single MBE growth, featuring RITD on raised S/D stacks. In order 
to realize this, the scalability of RITD to the size typical modern S/D CMOS region has 
to be investigated, and the limiting factors have to be identified and understood.  
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Figure 4.1: Schematic diagram of RITD built right on top of S/D of FET device. 
Adopted with modification from Seabaugh [26]. 
 
The goal of this study is to prove the concept that it is feasible to monolithically 
integrate RITD and CMOS on the same substrate. Therefore, there is no immediate need 
to build RITD right on top of the S/D regions. Instead, RITDs would be grown on 
separate regions, which have been implanted with identical condition as the S/D of 





Figure 4.2: RITD grown on regions that have been implanted with identical condition as 
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4.2. Testchip Design 
Prior to this thesis, the testchip design was partially done by Kempisty [27]. The 
work then was completed with the help of two Research Experience for Undergraduate 
(REU) students, Samantha Banker and Andrew Estroff, who were funded by the National 
Science Foundation (NSF) in the summer of 2001. The entire design layout is done using 
a CAD software by Mentor Graphics Inc. The design space is a square area of 5000 µm x 
5000 µm. As illustrated in Fig. 4.3, the testchip can be segmented into several different 
sections. The CMOS section contains NMOS and PMOS of different channel 
dimensions, inverter of different gain, and ring oscillator (Fig. 4.4 and 4.5). Discrete 
tunnel diodes of different shapes: square, octagon, and circle were also incorporated into 
the design (Fig. 4.6). The size of RITD mesa structure are varied from 10 µm to 100 µm 
in diameter. . This will allow the study of area dependency of different processes and 
structural designs. 
In addition, TSRAM cells as proposed by Van der Wagt [8] were also included 
(Fig. 4.7). It is important to note that this is kind of a “wild” attempt to built TSRAM in 
Si platform since there is no prior knowledge of the current ratings of either CMOS or 
RITD. Therefore, the device current-voltage characteristics will not necessarily match. 
However, modifications will be done in the future study as electrical data from both 
devices are generated. Simple RITD-CMOS logic circuits, such as OR and AND, are also 
incorporated into the design (Fig. 4.8). 
Several test structures, such as serpentine resistors, comb, Cross-Bridge Kelvin 
Resistors (CBKR), and Van der Pauw were also incorporated (Fig. 4.9). Not only that 
these structures are useful to provide additional information of the electrical properties of 
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specific part of the device (e.g. contact, thin film, and well resistance), they also can be 
invaluable means to troubleshoots device failures due to misprocessing. Last but not least 




Figure 4.3: The layout design of RITD-CMOS testchip. The die size is 5000 µm by 
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Figure 4.4: The schematic layout of (a) PMOS and (b) NMOS with different channel 











Figure 4.5: The schematic layout of (a) CMOS inverter of different gains, and (b) 
CMOS ring oscillator. 
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Figure 4.6: The schematic layout of (a) square, (b) octagonal, and (c) circular RITDs. 
























Figure 4.9: The schematic layout of (a) resistors, (b) comb structures, (c) Van der Pauw, 
and (d) Cross-Bridge Kelvin Resistors (CBKR).  









 Figure 4.10: The schematic layout of (a) resolution and alignment veneers, and (b) 
GCA alignment star. 
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Using MEBES III e-beam lithography, the mask was fabricated at RIT SMFL 
facility. There are a total of eleven mask levels as listed in Table 4.2. Level 1 to 7 
concerns with the front-end fabrication steps of CMOS devices. Additional two mask 
levels are introduced to define the oxide openings and mesa structure of the RITD. 
Finally, the last two levels are to define contact cuts and metal connections. Four 
different levels were fabricated on the quadrants of chrome-plated glass masks. Stepper 
job for GCA was then created, and level-to-level alignments were characterized by fine-
tuning the alignment keys offsets. 
Table 4.2: RITD-CMOS testchip mask levels. Two additional mask levels were added 
to incorporate RITD on to CMOS. 
 
Level Mask Description Field Type 
1 N-well regions Clear 
2 Active areas Clear 
3 Channel Stop & NFET Vth adjust Dark 
4 PFET Vth adjust Clear 
5 Poly gate definition Clear 
6 P+ Source/Drain Dark 
7 N+ Source/Drain Dark 
8 RITDs oxide openings Dark 
9 RITDs mesa definition Clear 
10 Contact Cuts Dark 
11 Metal Clear 
 
 
4.3. RITD-CMOS Fabrication Processes 
The RITD-CMOS process was originally based on the p-well technology 
developed by Fuller [28]. On the first attempt, however, the CMOS devices were found 
to be unreliable. The NMOS showed poor performance with threshold voltage (Vth) of 4 
volts. The PMOS exhibited resistor-like behavior without any evidence of the control of 
gate bias. There are several reasons that could be attributed to the failure. Inaccurate Vth 
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adjust implant might have cause the PMOS to become a diffused resistor. Another reason 
was punch-through mechanism. Since the resistivity of the starting substrate was very 
low in the order of 10 Ω.cm, the space charge region on the source and drain would 
primarily extends to the channel regions. When these depletion regions of both ends 
overlap one another, punchthrough occurs. Therefore, there was an urgent need to 
develop a robust twin-well CMOS process. Working with his students, Dr. Karl 
Hirschman simulated every process step using Silvaco software package. The first 
fabrication attempt by Jeremiah Hebding was successful and showed robustness against 
process abnormalities. For this reason, the twin well process will be utilized instead of the 
p-well process. For completeness of the discussion, the step-by-step process to fabricate 
RITD-CMOS testchip is listed in Table 4.3. The detail of each step (i.e. process recipes) 
is given in Appendix A.  
 
Table 4.3: RITD-CMOS step-by step process. 
 
Steps Process Description 
1 Scribe identification using diamond tip pen. 
2 Four-Point probe the wafers to determine the initial resistivity. 
3 Standard RCA clean.  
4 Grow 400 Å thermal pad oxide at 1000oC in dry O2 for 25 min.  
5 Deposit 1000 Å LPCVD Nitride at 825oC in SiH2Cl2/NH3.  
6 Litho Level 1: N-well. 
7 Dry etch nitride using SF6 and He. 
8 N-well implant: phosphorus (P31), 7.4 x 1012 cm-2, 100 keV. 
9 Resist Strip in O2 plasma.  
10 Standard RCA clean. 
11 LOCOS 1 (N-well 5000Å oxide) at 950oC in dry O2 for 30 min. 
  
 45 
Table 4.3: RITD-CMOS step-by step process (continued). 
 
Steps Process Description 
12 Oxynitride strip in Buffered Oxide Etch (BOE) solution for 30 sec. 
13 Nitride etch in hot phosphoric acid at 180oC for 20 min. 
14 P-well Implant: boron (B11), 7 x 1012 cm-2, 50 keV. 
15 Well Drive-in at 1100oC for 6 hrs in dry O2 and 38 hrs in N2.  
16 Oxide Etch in BOE for 10 min. 
17 Pad oxide growth with the same recipe as step 4. 
18 Deposit 1000 Å LPCVD nitride with the same recipe as step 5. 
19 Litho Level 2: Active Areas. 
20 Nitride etch in hot phosphoric acid at 180oC for 20 min. 
21 Resist Strip in O2 plasma. 
23 Litho level 3: Channel Stop (Reverse N-well mask) 
24 Channel Stop Implant: boron (B11), 5 x 1012 cm-2, 180 keV.  
25 Resist Strip in O2 plasma. 
26 Standard RCA clean 
27 Grow 6500 Å field oxide at 950oC in wet O2 for 5 hrs. 
28 Nitride Strip in hot phosphoric acid at 180oC for 20 min. 
29 Oxide Etch in BOE for 1 min. 
30 Grow 1000Å KOOI oxide at 900oC in wet O2 for 45 min.  
31 Litho level 4: PFET Vt Adjust. 
32 PFET Vt Adjust Implant: boron (B11), 2 x 1012 cm-2, 55 keV. 
33 Resist Strip in O2 plasma. 
34 KOOI Oxide Etch in BOE for 1 min. 30 sec.  
35 Standard RCA clean. 
36 Grow 400 Å gate oxide using the same recipe as step 4. 
39 Deposit 6000 Å LPCVD polysilicon at 610oC in SiH4 
41 N250 Spin on Glass at 3000 rpm for 40 sec. 
42 Dope poly at 1000oC in N2 for 15 min. 




Table 4.3: RITD-CMOS step-by step process (continued). 
 
Steps Process Description 
44 Litho level 5: Poly Gate Definition. 
45 Dry etch polysilicon using SF6 and CHF3. 
46 Resist Strip in O2 plasma. 
47 Litho level 6: P+ S/D.  
48 P+ S/D Implant: boron (B11), 2 x 1015 cm-2, 50 keV. 
49 Resist Strip in O2 plasma. 
50 Litho level 7: N+ S/D. 
51 N+ S/D Implant: phosphorus (P31), 2 x 1015 cm-2, 75 keV. 
52 Resist Strip in O2 plasma. 
53 Standard RCA clean. 
54 Poly reoxidation: 
55 Deposit 3000 Å LPCVD oxide at 425oC in SiH4 and O2. 
56 S/D Anneal at 1000oC in N2 for 20 min and in wet O2 for 10 min. 
57 Litho level 8: RITD oxide openings 
58 Oxide etch in BOE for 5 min. 
59 Standard RCA clean. 
60 Pre-growth clean in 40:1 HF for 50 sec. 
61 MBE growth as described in Table 3.3.  
62 Rapid thermal anneal at 825oC for 1 min. 
63 Litho level 9: RITD mesa definition. 
64 Dry etch epitaxial layers in SF6 and He. 
65 Resist strip in O2 plasma. 
66 Standard RCA clean. 
67 Deposit 3000 Å LPCVD oxide at 425oC in SiH4 and O2. 
68 Litho level 10: Contact Cut 
69 Oxide Etch in BOE for 5 min. 
70 Resist Strip in O2 plasma 
71 HF last RCA Clean 
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Table 4.3: RITD-CMOS step-by step process (continued). 
 
Steps Process Description 
72 Al/Si Deposition by sputtering. 
73 Litho level 11: Metal. 
74 Al/Si Etch in aluminum etchant. 
75 Resist Strip in O2 plasma. 




In addition, during the preliminary process qualification run, an issue of resist 
adhesion emerged. The standard Shippley 812 g-line resist did not adhere well to the 
MBE grown layer. Fig. 4.11(a) shows a snapshot of the resist after being coated using the 
standard SVG Track coat recipe (i.e. 4500 rpm for 1 min.). The rainbow lines inside the 









Figure 4.11: Top View photograph of resist on top of MBE grown layer: (a) After 
coating using SVG Track standard recipe, i.e. at 4500 rpm, (b) After 
coating using manual spinner at 4000 rpm, (c) After development, 
showing resist pilling-off the surface, and (d) After coating at 2700 rpm, 





A simple experiment was conducted by changing the spin-speed on the manual 
spinner. Fig. 4.11(b) shows the resist deposited at 4000 rpm, which still showed non-
uniform coating. Upon exposure and development, the condition got worse with resist 
pilling-off through out the wafer as shown in Fig. 4.11(c). The spin-speed was further 
decreased to allow more surface interaction between the resist and substrate. The 
optimum condition was achieved when the resist was coated at 2700 rpm for 1 min.  
As a result of this modification, the resist thickness became slightly thicker. Thus, 
adjustment also had to be made to the exposure condition, namely focus setting and 
exposure time. Table 4.4 lists the changes in the recipe from coating to development. 
 
 
Table 4.4: Modified coating-to-development recipe to overcome resist adhesion problem. 
 
Process Name Standard Recipe Modified Recipe 
Resist Coat: 
• Dehydration bake 
• HMDS Priming 






4500 rpm, 1 min. 
115oC, 1 min. 
 
120oC 
Spin 2700 rpm, RT 
2700 rpm, 1 min. 
90oC, 1 min. 
 
Exposure Condition: 
• Focus Setting 










• Post-exposure bake 
• Development 




CD-26, 1 min. 
125oC 
 
115oC, 1 min. 








PROCESS INTEGRATION CHALLENGES AND THEIR 
EFFECTS ON RITD DEVICE CHARACTERISTICS 
 
 
This chapter describes the process challenges in integrating Si/SiGe RITD with 
CMOS. Several critical issues were anticipated as laid out in section 5.1 and verified 
through carefully designed experiment given in section 5.2. Furthermore, section 5.3 
reported the electrical data acquired for various structures and process variation of 
RITDs. Section 5.4 provides the detailed analysis and conclusion from this study.   
 
5.1. Process Integration Challenges 
Not only that CMOS processes have to be altered, the fabrication and structure of 
SiGe RITD will also change. Fig. 5.1 compares schematically the structural differences 
between discrete tunnel diodes presented in chapter 3 from the ones fabricated for this 




Figure 5.1:  Schematic comparison between (a) discrete RITDs and (b) monolithically 













Table 5.1: Processes and structural differences between discrete device and RITD built 
on CMOS platform. 
 
Discrete RITDs RITD on CMOS platform 
• Pre-growth clean: abbreviated Shiraki. • Pre-growth clean: HF (40:1). 
• Bulk MBE growth. • Patterned MBE growth. 
• Epitaxial growth on defect-free 
crystalline p+ substrate. 
• Epitaxial growth on p+ implanted 
regions. 
• Ti/Au contacts. • Al/Si contacts. 
• No electrical isolation between devices. • Electrically isolated 
• Current flows in vertical direction 
through backside contact. 
• Current flows in planar direction. 
 
 
This scheme will require building RITD through openings in CVD low 
temperature oxide (LTO). In other words, CMOS compatibility requires that MBE layers 
are grown on a substrate with patterned oxide; hence, it is termed patterned growth in 
comparison to blanket or bulk growth in discrete tunnel diode fabrication. It is very 
important at this point to clarify the terminology used in this study. The term “patterned 
growth” should not be mistaken with preferential or selective growth as in the case of 
epitaxy growth with Vapor Phase Epitaxy (VPE) technique. Selective growth as 
schematically shown in Fig. 5.2(a) refers to process by which epitaxy growth takes place 
only on the crystalline regions of the substrate. In other words, film growth is suppressed 
on top of amorphous or poly crystalline regions by adding HCl gas and lowering 
pressure. In contrast, the term patterned MBE growth refers to a process by which epitaxy 
layer are grown on a substrate with patterned oxide (Fig. 5.2(b)). Thus, films are grown 
both on top of the oxide and silicon. Given the nature of MBE growth, the epitaxial layers 
is expected to be crystalline on top of the Si surface and amorphous atop of LTO. 
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 (a) (b) 
Figure 5.2: Schematic of (a) selective or preferential growth as in the vapor phase 
epitaxy and (b) patterned growth utilized in this study. 
 
 The presence of oxide imposes limitation to the substrate cleaning in preparation 
for epitaxial growth. The abbreviated Shiraki process [24] can no longer be used. Instead, 
the wafers were cleaned using a standard RCA clean process with a short HF treatment as 
the last step. 
 In addition, RITD structures also need to be grown atop of implanted regions. It is 
well investigated that dopant introduction through ion implantation causes lattice damage 
[25]. Therefore, optimum annealing step is required to eliminate as many point defects as 
possible. Fig. 5.3 shows the annealing characteristics of boron in silicon [25]. For a dose 
of 5 x 1012 ions/cm2 at 150 keV, the optimum annealing condition is at 1000oC for 30 
min.  
 Finally, the compatibility of the metal used for contacts are considered. Ti/Au that 
is used in the discrete devices is not appropriate for CMOS. In this study, aluminum 
doped with 1% silicon (Al/Si) is utilized instead. One major concern is aluminum spiking 










Al, forming alloy and leaving voids in the substrate. These voids eventually will be back-
filled with Al or its alloy, creating conducting spikes. If the spikes reach down to the 
active device area where all the tunneling mechanism occurs, RITDs will be shorted. 
Therefore, a series of different heat treatments was performed and evaluated based on the 
electrical characteristic of the devices.   
 
 











5.2. Experimental Details 
A 500 nm-thick of thermal oxide was grown on n-type (100) Si-substrate at 
1100oC in wet O2. The oxide then was patterned using conventional lithography 
technique and etched in 10:1 HF solution. The oxide/resist stack then was used as implant 
mask during the formation of p+ S/D region. The wafers were implanted with boron 
(B11), 2 x 1015, at 30 keV. The implant damage was annealed at 1000oC in N2 for 20 min 
and wet O2 for additional 10 min. All oxide on the sample was etched in 10:1 HF 
solution. RCA clean was carried out.  
 The next step was to deposit 300 nm-thick of LTO using Low Pressure Chemical 
Vapor Deposition (LPCVD) technique at 425oC. The areas where RITDs would be grown 
were lithographically defined, and the oxide was either wet etched in 10:1 HF solution or 
dry etched in CHF3/O2 plasma. RCA clean was performed again. To remove native oxide 
and ensure successful growth, the samples were introduced to dilute 50:1 HF for 40 sec 
prior to growth. Patterned growth then was carried out on the p+ S/D implanted regions 
using LT-MBE process. 
 Using conventional lithography process, RITD mesa structures were defined with 
different sizes ranging from 10 µm to 100 µm in diameter. The unwanted MBE then was 
removed using dry etch technique in the SF6 plasma. A second layer of 300 nm-thick 
LTO was deposited. Contact cuts opening were then lithographically defined and etched 
using 10:1 HF. The resist was removed using O2 plasma. Prior to metallization the wafers 
went through Ammonium Peroxide Mixture (APM) clean and 50:1 HF dip for 1 min. It is 
followed by the deposition of 600 nm thick of Al/Si by sputtering technique. Finally, the 
wafers were sintered at 420oC for 20 minutes in H2/N2 for better ohmic contact. 
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 To investigate the influence of patterned growth and residual implant damage, 
various schemes were employed: 1) Patterned growth RITD on p+ substrate, 2) Bulk 
RITD on p+ implanted substrate, and 3) Patterned growth RITD on p+ implanted regions. 
In addition, in comparing the electrical data, Jin’s work [11], which is blanked growth on 
p+ substrate, will be used as the standard. 
 
5.3. Experimental Results 
 
Using HP 4145 parameter analyzer, the tunnel diodes were tested. The data then 
was extracted and collected using ICS Metric software package. The data presented in 
this section are taken from the “best” die for each structure on the corresponding wafer. 
The best die is determined through the mapping of PVCR values of 25 x 25 µm2 RITDs. 
For example, patterned growth RITD on p+ implanted regions on 3’ diameter wafer have 










Figure 5.5:  PVCR distribution on patterned growth RITD on p+ implanted regions. 
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The devices at the center of the wafer usually results in either backward diode 
characteristics or an NDR with PVCR slightly greater than 1. This failure was attributed 
to the position of the boron cell on the MBE reactor that prevents the incoming flux of 
dopant to the center of the wafer. The devices at the edge of the wafer tend to yield better 
performance. This trend in PVCR distribution shown above was also observed on other 
samples. 
Fig. 5.6 shows the current-voltage (IV) curves of the different structures 
investigated. All of the devices show NDR behavior. In the case of the first structure, 
patterned growth RITD on p+ substrate, the PVCR was 3.0 with Jp of 188 A/cm2. The 
peak voltage is shifted to higher value than a typical tunnel diode due to higher series 
resistance observed in this device. Moreover, the second structure, bulk-growth RITD on 
p+ implanted substrate results in a PVCR of 3.3 and Jp of 332 A/cm2. The peak voltage is 
within normal range. The valley current, however, is shown to be higher than devices 
built on p+ substrate.  Lastly, the third structure, patterned growth RITD on p+ implanted 
regions shows about 15% reduction in peak current, resulting in lower PVCR of 2.5 and 
Jp of 278 A/cm2. The valley current is slightly higher than the second structure but 
significantly higher than the first device. In addition, the device characteristic from Jin’s 
work [11], which yielded PVCR of 3.6 with Jp of 300 A/cm2 is also plotted on the same 
graph. Table 5.2 illustrates the cross-sections of the devices and their corresponding 
PVCR and Jp for each case.  
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Figure 5.6: RITD Current-Voltage characteristics of different structures. 
 
Table 5.2:  Device structure schematics and electrical performance. 
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5.4. Analysis of RITD Device Characteristics 
 
5.4.1 The Effect of Patterned Growth 
Using Jin’s device as the standard, the first structure shows the effect of patterned 
growth process. The reduction in PVCR can be attributed to the degradation in the crystal 
quality of the epitaxy layer. The MBE growth mechanism is largely dependent upon the 
surface diffusion of the arriving species on the substrate. The elevated substrate 
temperature supplies energy to the absorbed species to move around on the surface until a 
favorable lattice site is found where nucleation begins. To grow a crystalline film, layer-
by-layer growth is preferred. However, the presence of defect or abrupt edges, such as 
LTO/Si interface will most likely alter the growth process.  
 There may be a transitional region from amorphous to crystalline over the 
sidewall of oxide openings. The extension of this region into the actual device structure 
(i.e. where the mesa is defined) may degrade device performance.   
 
 
Figure 5.7:  Scanning Electron Microscope (SEM) micrograph of MBE layers grown 






5.4.2  The Effect of Residual Implant Damage 
Comparing the second structure to Jin’s device, the effect of p+ implanted 
substrate on RITD performance was investigated. The reduction in PVCR can be 
attributed to the propagation of residual implant damage into the RITD structure. 
Inadequate annealing prior to MBE growth can leave end-of-range point defects that have 
tendency to propagate toward the surface during subsequent thermal process.  
This conclusion is supported by a previous study. A sample wafer was implanted 
with BF2, 2x1015 ions/cm2, and at 150 keV. The sample was then annealed at 1000oC in 
N2 for 20 minutes and in wet O2 for 10 minutes. The oxide grown during the anneal 
process was etched away using hydrofluoric acid (HF) solution. RITD layers were grown 
and followed by post-growth anneal at 825oC for 1 minute. The sample was analyzed 
using TEM as shown in fig. 4. It is evident that residual implant damage propagates 









Figure 5.8:  TEM Micrograph of RITD layers grown atop of implanted regions. The 
residual implant damage propagates through RITD layers. (Courtesy of 
Dr. Amitabh Jain of Texas Instrument). 
 
 
5.4.3. The Effect of Sintering 
 
In conjunction with the implant and patterned growth experiment, a study on the 
effect of sintering on device performance was also carried out. After patterning the metal 
lines, the current-voltage of a 25 x 25 µm2 RITD was measured. The sample was then 
introduced to heat treatment at 420oC with H2/N2 gas flowing at 5 lpm. for 5 min. The 
same device was electrically tested. The same procedure was repeated for 10, 15, and 25 
min. 
Fig. 5.9 shows the I-V characteristic for different sintering times. It is obvious that 
the position of the peak voltage was shifted to lower values as the duration increases, 
indicating less contact resistance. The reduction was very evident in the first 5 to 10 min. 
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Beyond 15 min., no significant change was observed. The PVCR value did not change, 





























Figure 5.9: RITD Current-Voltage characteristics of different sintering times. The 










 This chapter describes the study on how geometry and area affect RITD device 
performance. The definition of the area and different geometry is discussed in section 6.1. 
Section 6.2 reported the detail of the design of experiment and followed by results and 
analysis presented in section 6.3. 
 
 
6.1. Defining The Area of RITD 
 
The area of the diode is defined as the size of the mesa at mask level as shown 
with the shaded area in Fig. 6.1. This dimension may not be the actual effective area, 
miscounting the possibility of overetching mesa structure. One may also argue that the 
actual area is the size of the contact cut. It should be noted, however, that the capping 
layers of RITD structure is assumed to be in equipotential since it is highly doped. The 
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Figure 6.1: RITD Area is defined as the size of the mesa structure shown in shaded 
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 As shown in Fig. 6.1, there are three different shapes: square, circle, and octagon. 
The following expressions are used to calculate the areas of different geometries, 
respectively. 
  






















dA  (3.3) 
 
 
6.2. Design of Experiment 
 
There are essentially three different factors considered in this study: geometry, 
area, and device structure. The variations on the first two factors were made in the mask 
level. The variations on device structure were introduced on the wafer levels by altering 
the MBE growth and substrate condition as in the previous chapter (i.e. structure A, B, 
and C). Table 6.1 lists the matrix of this experiment 
 
Table 6.1: Processes and structural differences between discrete device and RITD built 
on CMOS platform. 
 
Geometry Side dimension Device Structure 
Square 10, 25, 50, 75, 100 A = patterned growth on bulk p+ wafer, 
  B = blanket growth on p+ implanted regions, 
  C = patterned growth on p+ implanted regions 
Circle 25, 40, 75 A, B, C 
Octagon 25, 40, 75 A, B, C 
 
 
Since a complete analysis of every possible combination is too cumbersome, an 
assumption that the geometry and device structure has insignificant if not no compounded 
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impact on device performance. Therefore, only square RITDs of different sizes would be 
taken into consideration in investigating the effect of area on device performance. On the 
other hand, to study the geometrical effect, only tunnel diodes with structure A of 
different areas would be considered. 
 
6.3. Experimental Results and Analysis 
 
6.3.1. The Effect of Area on Series Resistance 
 
Fig. 6.2 shows the current-voltage (I-V) characteristics of patterned RITDs on 
implanted substrate (structure C) with different device areas. There are several trends that 
are important to understand. First, peak current (Ip) and valley current (Iv) increases with 
larger area. This trend is readily understood for the larger the area, the more carriers can  
 















Square MESA RITDs (structure C)
 25 x 25 µm2
 50 x 50 µm2
 60 x 60 µm2
 75 x 70 µm2








Voltage (V)  
Figure 6.2: Current-Voltage characteristics of square patterned growth RITDs on p+ 
implanted regions with different device sizes. 
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get through the junction, and the higher the current will be. Secondly, the graph also 
shows that the peak-to-valley current ratio (PVCR) decreases with increasing area. This 
degradation was caused by the rapid increase in the valley current, indicating more 
defects present in the junction. This particular reason will be discussed in greater detail in 
the subsequent section.  
 Furthermore, the peak voltage (Vp) and valley voltage (Vv) increase as the area 
increases. This trend indicates that larger devices exhibit higher series resistance, which 
is contrary to the ideal expectation. The increase in resistance is attributed to current 
crowding and current spreading phenomenon. The current path is illustrated 
schematically in Fig. 6.3(a). Initially, the current flows in the perpendicular direction to 
the wafer surface through the metal contact. Part of the current then was redirected to 
flow in parallel towards the RITD structure. Since carriers naturally seek the path of least 
resistance, the current tends to flow as close as to the wafer surface, resulting in current 
crowding issue.  
The impact of scaling on current crowding can be understood as follows. 
Consider the small cross-section (ℓ×ℓ×h) described in Fig. 6.3(b). The current density in 
the vertical direction is referred as Jvert, and in horizontal direction as Jhorz. Assuming a 
constant current, if the size of the diode increases by a factor L (i.e. scaling factor) at all 
sides, the area will be scaled as L2 and Jvert as L-2. In the horizontal direction, however, 
the cross-sectional area through which the current flows does not scale as L-2 due to 
current crowding. Since most of the current is confined towards the surface, the change in 
the height (h) is insignificant compared to the change in width. In other words, h ≈ δh << 





















Figure 6.3: Schematic diagram of (a) current path in RITD that illustrates current 
crowding and spreading phenomenon, and (b) the effect of scaling in 
current density in vertical and horizontal direction. 
  
following expression is obtained.  
 
verthorz JLJ ×≈  (6.1) 
 
  
In summary, to the first order approximation, Jhorz will be approximately L times 
of Jvert as the device dimensions are scaled by L. This means that the current crowding 
will also be affected proportionally by L, which in turns resulted in the change in series 
resistance (Rs) by L factor. The larger the device (i.e. L > 1), the greater the current 



















6.3.2. The Effect of Area on Jp, Jv, and PVCR 
 
Fig 6.4, 6.5, and 6.6 show PVCR, Jp, and Jv, respectively as a function of area for 
different device structures. Patterned growth RITDs on p+ substrate does not show 
dependence on area. For all sizes of tunnel diodes, PVCR is around 3.4.  Jp increases 
slightly and Jv is practically constant with increasing area. Similar trend was observed in 
the devices built by Jin (i.e. blanket growth RITD on p+ substrate), although the typical  
PVCR is  slightly higher  at  3.6 than devices built in this study. 
 
















































Figure 6.5: Peak current density (Jp) as a function of area for different device 
structures. 
 




























The presence of abrupt SiO2/Si edges around the perimeter in which MBE layers were 
grown may introduce slight degradation in the crystalline structure of the film that 
contribute to the reduction in PVCR. 
 In the case of blanket RITD on p+ implanted region (structure B), PVCR 
decreases as area increases. Unlike in case A, Jp decreases with area. In addition, Jv is 
substantially higher than in case A, although it seems to be constant with the area. This 
degradation is attributed to the presence of residual defects from the ion-implantation 
during well formation. Not only that these defects limit the tunneling by shorting out the 
resonance junctions, they also increase the excess current component, leading to higher 
valley current. 
 It is assumed the defect density through out the wafer to be quite uniform. In this 
is the case, the defect density does not change in different device sizes. Therefore, it is 
not the defect density that is important, but the total amount of defects within the active 
device area that becomes the primary concern. From scaling point of view, there is a clear 
trend that shows the smaller the better. 
 Last but not least, patterned RITDs on p+ implanted regions (structure C), which 
resemble the integration scheme with CMOS, show decreasing PVCR with increasing 
area. The overall trend is very similar to structure B with exception that PVCR values are 
substantially lower. Jp values are comparable to case B. The Jv values, however, are 
significantly higher than both case A and B. It is obvious that there is an interaction 
between pattern growth method and residual defects from implant. As far as the actual 
mechanism on how they interacted is not well understood at this moment. Regardless the 
 69 
lack of explanation, this study shows a consistent trend that these problems are becoming 
less and less significant on smaller devices. 
 
 
6.3.3. The Effect of Geometry on Device Performance 
 
 Among the three geometries, circle yields the worse with lowest PVCR (Fig. 6.7), 
and square RITD results in the best performance. These results indicate that the more 
number of corners in the oxide openings the more is the degradation in the performance. 
The presence of corners may have altered the MBE growth process, which heavily 
dependent on the crystal orientation on the surface. Nevertheless, in all cases they show a 
similar trend that the PVCR degrades as the area increases. 
 
 

















Figure 6.7: PVCR of patterned growth RITDs on p+ substrate as a function of area for 
different geometries. 
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6.3.4. The Effect of Contact Cut Area on Series Resistance 
 
This study investigates the validity of the assumption that the capping layer is in 
equal potential due to its high doping concentration; hence, there should be no voltage 
drop from the edge of the mesa to the contact cut openings. Six 25 µm2 patterned growth 
RITDs on p+ substrate with different contact sizes (17, 13, 9, 7, 5, and 3 µm2) were 
fabricated on the same die.  






 CC 17 µm2
 CC 13 µm2
 CC 9 µm2
 CC 7 µm2
 CC 5 µm2








Voltage (volts)  
Figure 6.8: Current-Voltage characteristics of 25 µm2 patterned growth RITDs on p+ 
substrate with different contact sizes.  
 
Fig. 6.8 shows the I-V characteristics of these devices. Although Ip and Iv slightly 
vary, in bulk part they are comparable in all the devices. It is evident, however, that 
devices with smaller contact size exhibit higher Vp, suggesting higher series resistance 
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(Rs). The increase in Rs can be attributed to couple factors. One of them is current 
crowding effect at the contacts. Another reason could be that the capping layer may not 
be as conductive as it is originally thought. With the level of doping as high as 1×1021 
atoms/cm3, the conductivity of bulk Si will be comparable to metal. However, this 
electrical property changes as the film gets thin. A 1000 Å thick of p+ capping layer has 
sheet resistance in the order of 100 Ω/sq. If the distance between the edge of the mesa 
and the contact is large then this resistance can be a significant factor. Therefore, to 
achieve the optimum performance, the contact size should be the same as the mesa size. 



















This chapter describes a new approach in integrating Si/SiGe RITD with CMOS 
referred as overgrowth method. The discussion in section 7.1 started off with description 
of the alignment problem constantly encountered in the patterned growth method, 
especially with devices with circle and octagon shapes. Section 7.2 discussed the possible 
solution to the problem using a self-aligned overgrowth method. Section 7.3 laid out the 
preliminary experiment conducted to test the hypothesis. Finally, section 7.4 reports the 
results with detailed analysis. 
 
7.1. The Problem of Misalignment 
The patterned growth method that has been used in the studies presented in 
previous chapters is often vulnerable to misalignment problems. In the first iteration of 
the mask design, the distance between contact-cut and mesa was set to be 2 µm. Although 
the GCA stepper is capable in registering layer-to-layer alignment within + 1 µm, the 2 
µm tolerance was found to be insufficient. The misalignment on the resist level was 
further amplified when the mesa of RITD layers and the oxide of contact cut openings 
were overetched in lateral directions. As a result, the total off-set often exceeded 2 µm. 
Due to this misalignment, metal could get deposited on the side-wall of the RITD layers 
as shown in Fig. 7.1, shorting out the junctions. 
This failure mechanism was more pronounced on devices with circle and octagon 
geometries. The reason for this was simply miscalculation during the mask design. As 
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mentioned above, the misalignment tolerance was set to be 2 µm. This value was 
understood as 2 µm in X and Y directions. However,  the  largest  misalignment  is  not 










Figure 7.1: Schematic diagram of metal short-circuits RITD junctions due to mesa-to-














Figure 7.2: Schematic diagram of metal short-circuits RITD junctions due to mesa-to-
contact cut misalignment. 
 
 
but along the diagonal, which will be slightly greater than either X or Y (i.e. 22 YX + , 
Fig. 7.2). For a square RITD, this is not a problem since all its sides are in normal 
direction to X-Y axis. On the contrary, circle and octagon tunnel diodes have sides that 
are not perpendicular with X-Y axis. Therefore, in the worst case scenario (i.e. at 45o 
angle) the alignment tolerance was substantially reduced from 2 µm to 1.4 µm.  
 
 
Al/Si LTO 2 





+X +X +X 
+Y +Y +Y 22 YX + 22 YX + 22 YX +
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7.2. Overgrowth RITD Structure 
 
To overcome the misalignment problem, there are at least two things can be done. 
First is to simply to increase the tolerance, which was done on the second revision of the 
mask design. The contact cut openings were reduced by 1 µm on all sides, increasing the 
alignment tolerance to 3 µm.  
Secondly, this problem can also be solved using a self-aligned process. It is 
important to note at this point that in the initial development of Si/SiGe RITD, Rommel 
used the patterned metal layer as a hard-etch-mask during the MBE etch process [10]. 
Thus, the patterned layer metal and mesa were self-registered. Unfortunately, this 
technique is very hard to implement when integrating RITD with CMOS. 
A new self-aligned approach was developed based on the hypothesis that is 
briefly discussed in section 5.1. The MBE layers grown atop of Si will have crystalline 
structure, and atop of oxide will either be polycrystalline or amorphous. In general, 
amorphous/polycrystalline Si is relatively more resistive than its crystalline film. 
Therefore, current flow will be confined only to the crystalline Si within the oxide 
opening, and the amorphous Si formed along the perimeter of the oxide opening will 






Figure 7.3: Cross-sectional diagram of an ideal overgrowth RITD that utilizes 








for defining mesa. Contact cut then will be made only to the p+ well. The process 
proceeds to metallization. Therefore, the contact between metal and RITD is no longer 
lithographically defined, but it is automatically determined by how much overlap 
between the metal and the crystalline Si in the active device region. 
In summary, the realization of overgrowth RITD will yield to several advantages: 
(1) reduction in one lithography steps by eliminating the need to define mesa, (2) self-
terminated device isolation by utilizing different crystalline structures, and (3) self-
aligned metal-to-RITD process. 
 
 
7.3. Preliminary Experiment 
 
Quick modification was made to the existing mask design to incorporate 
overgrowth structure. In this study, the advantage of eliminating mesa lithography step 
was not utilized because the patterned and overgrowth RITDs would be fabricated on the 
same  die  for  comparative analysis.  Fig. 7.4  shows the  cross-sectional  diagram  of the 




















  LTO 1 Al/Si Crystalline Si 
Amorphous/ 
Polycrystalline 
3 µm 3 µm 
dox ≈ dcc 
dmesa 
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edge of mesa and to oxide opening was chosen to be 3 µm in all sides. Table 7.1 list all 
the dimensions of both patterned and overgrowth RITDs fabricated in this study. The 
diameter of oxide openings, mesa, and contact cut are named dox, dmesa, and dcc, 
respectively. For patterned growth, dox is always larger than dmesa. In contrary, dox is 
always less than dmesa for overgrowth structure. 
 
Table 7.1: List of different dimensions of patterned and overgrowth RITDs. 
 
Patterned Growth RITD 
(dox/dmesa/dcc) all in µm 
Overgrowth RITD 









7.4. Results and Analysis 
 
7.4.1. Current-Voltage Characteristics 
Fig. 7.5 compares the current-voltage characteristics of 31/25/19 patterned growth 
and 31/37/31 overgrowth RITDs. The overgrowth structure exhibits PVCR at 2.5, lower 
than the patterned growth tunnel diode at 3.13. This degradation can be attributed to 
several reasons. First, the overgrowth RITD shows higher peak current, suggesting that 
the effective area of the device is larger than the patterned growth. According to previous 
study it is common to see reduction in PVCR with larger area due to increased number of 
defects within the active device region. Moreover, the valley current is also elevated, 
which is an indication of higher excess current due to present of defects possibly from the 
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perimeter of the device. A non-abrupt transitional region from crystalline to 
poly/amorphous Si at the edges of the oxide opening may provide leakage path. The peak 























ox openings: 31 µm x 31 µm 
mesa: 25 µm x 25 µm 
PVCR = 2.50
Jp = 2.07 kA/cm
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Figure 7.5:  Current-Voltage characteristics of 31/25/19 patterned growth and 31/37/31 
overgrowth RITD. The secondary y-axis shows the difference between 
these two currents. 
 
and valley voltage of the overgrowth tunnel diode are also slightly shifted to higher 
values. This behavior is consistent that larger devices usually exhibit higher series 
resistance due to excessive current crowding with the existing contact configuration. 
Now, the question becomes what is the area or effective area of the overgrowth RITD? 
 By superimposing both structures as schematically illustrated in Fig. 7.6(a), a 
simple current analysis can be made. There are three possible current paths; through 
region A, B, and C. The current through region B and/or C can be calculated by 
subtracting the current of 31/25/19 patterned growth RITD from 31/37/31 overgrowth 
RITD as shown by the dashed line in Fig. 7.5. It is very interesting to observe that the 
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shape of the curve is almost similar to an NDR behavior, suggesting that region B and/or 














 (a) (b) (c) 
 
Figure 7.6:  (a) Top-view diagram of superimposed layout of 31/25/19 patterned 
growth and 31/37/31 overgrowth RITD. (b) Circuit diagram if region A, 
B, and C are all behaving as tunnel diodes. (c) Circuit diagram if only 
region A and B are acting as tunnel diodes, and region C as resistor, 
providing device isolation around the active device region.  
 
 
There are two possible scenarios. First, both region B and C are behaving as 
tunnel diodes; hence, there will be three tunnel diodes in parallel as schematically shown 
in Fig. 7.6(b). Secondly, only region B exhibit tunnel diode behavior while region C is 
acting as a resistor as shown in Fig. 7.6(c). If the first case is true then the effective area 
of the 31/37/31 overgrowth structure would be close to the whole mesa area (i.e. 37 × 37 
µm2). This will result in peak-current density of 0.95 kA/cm2, which is much less than the 
Jp of the 31/25/19 patterned growth RITD, 1.32 kA/cm2. This is an unlikely situation. The 
second scenario, on the other hand, seems to be more plausible explanation. Assuming 
that region C is highly resistive, the majority of current will be confined to region A and 
B. Thus, the effective are of the overgrowth RITD would be close to the size of its oxide 













opening (i.e. 31 × 31 µm2). Then, the Jp of the overgrowth structure becomes 1.35 
kA/cm2, which is comparable to the patterned growth tunnel diode. Normalizing the 
current with their respective areas, the current densities of both devices is plotted against 
the bias voltage in Fig. 7.7.    
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Figure 7.7: Peak current density vs. bias voltage for 31/25/19 patterned growth and 
31/37/31 overgrowth RITD. 
 
 
 In summary, this experiment has demonstrated the concept of overgrowth RITD 
method. The effective area of the overgrowth structure is roughly defined by the size of 
the oxide opening. The epitaxial layers grown atop of the CVD oxide seems to exhibit 
high resistance, providing a self-aligned termination around the perimeter of the active 
device region. This is a big advantage from integration point of view. 
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7.4.2. Scalability and Area Dependence 
 Eliminating the susceptibility to misalignment problem, the overgrowth structure 
was proven to be more scalable to smaller size dimensions than the patterned growth 
RITD. None of the 10 × 10 µm2 patterned growth RITDs were functional while all of the 
16 × 16 µm2 (effective area) overgrowth tunnel diodes exhibit NDR behavior. These are 
the smallest area tunnel diodes fabricated throughout the entire study in this thesis. 
 Fig 7.8 shows the PVCR of both structures plotted against the device area. The 
patterned growth RITDs performs better as the area decreases. This trend is consistent 
with the result of previous studies. The overgrowth tunnel diodes show an overall inferior 
performance. The trend in PVCR follows a parabolic function with optimum performance 
at 2.75 with device area of 56 × 56 µm2. The PVCR values degrades as the device is 
becoming either smaller of larger than the optimum size.  
 















Figure 7.8: PVCR as a function of area for patterned and overgrowth RITD. 
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Figure 7.9: Jp as a function of area for patterned and overgrowth RITD. 
 





















Figure 7.10: Jv as a function of area for patterned and overgrowth RITD. 
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 The peak current densities were plotted as a function of device area in Fig. 7.9. 
For devices larger than ~ 2000 µm2, the overgrowth and patterned growth RITD have 
comparable Jp values. In the smaller device dimension, however, the Jp of the overgrowth 
tunnel diodes spikes to substantially higher values. It is suspected that at the transitional 
region (i.e. region B) around the perimeter, there are some shunting paths; hence, 
increases the leakage current. 
 Furthermore, the transitional region is also assumed to be rich with defects. This 
hypothesis is supported by the fact that the valley current density of the overgrowth 
structures are generally found to be significantly higher than the patterned growth RITD. 
Fig 7.10 shows the Jv values versus device area. It is interesting to note that the trend on 
the overgrowth tunnel diode also follows a parabolic behavior like the trend on PVCR, 
except that it is inverted.    
 
7.4.3. Optimum Design  
 A simple analysis was performed to assess the amount of contribution of the 
transitional region to device performance.  Lets assume that there is an area, ℓ×ℓ, at the 
center of the tunnel diode that is completely crystalline, as represented by region A in 
Fig. 7.11. The transitional region (B) extends from the edge of the oxide into the RITD 
layers as far as d from all directions. Then the ratio of the area of region A to B can be 











   (7.1) 
R-value equals to 1 means that area of region A is the same as B. R-value greater than 1 
means that region A is larger than B, and vice versa R-value less than 1 means that region 
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A is smaller than B. The value of ℓ is determined by the size of oxide openings. The 
exact value of d, however, is unknown at this moment. It can be determined by a careful 
SEM or TEM analysis. Nevertheless, a preliminary insight can be obtained by assuming 













Figure 7.11:  Top-view diagram of overgrowth RITD with a hypothetical line that 
separates the crystalline and non-crystalline regions.  
 
 Lets assume the value of d to be 3 µm. This number was picked in consideration 
of 3 µm off-set between the patterned and overgrowth RITDs fabricated in this study. 
Fig. 7.12 shows the PVCR, Jp, and Jv of the overgrowth structure as a function of the 
calculated R-value. It is obvious to see that the device performed best when the R-value 
is around ~ 3. The significance of this number cannot be underestimated for design 
purposes. With the current device configuration, an optimum design that yield to 
optimum device performance can be achieved when 75% of the device area is composed 
of region A and 25% of region B. Below this optimum condition, the defects and 
shunting paths along the perimeter dominate device performance. On the other hand, 
beyond the optimum R-value, defects in region A will dominate. Lets remember that this 
is true only if the value of d is about 3 µm.  
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Figure 7.12: PVCR, Jp, and Jv as a function of R-value. Below the optimum condition, 
represented by the dashed line, defects in region B dominates device 




 In addition, by varying the value of d, a set of design rule can be developed to 
achieve an optimum device performance. Fig. 7.13 shows the PVCR as a function of R-
value for different values of d. As shows, the parabolic curve shifts to the left as d gets 
larger. The inset shows the corresponding optimum R-values versus d, which somewhat 
follows a decaying exponential trend. In conclusion, depending upon how much the 
transitional region extends into the active device area, there is an optimum ratio between 














 d = 2 µm
 d = 3 µm
 d = 4 µm
 d = 5 µm
 
 
Figure 7.13: PVCR versus R-value for different values of d. The inset shows that the 
optimum R-values decays exponentially with increasing values of d.  




















MONOLITHIC INTEGRATION OF CMOS WITH SI/SIGE 





 Chapter 8 reports the successful integration of Si/SiGe RITD and CMOS for the 
first time. This breakthrough provides a platform for the realization of the RITD-FET 
circuitry. Section 8.1 describes an overview of the fabrication process and challenges 
encountered at several steps. Section 8.2 reports the electrical result of RITD, NMOS, 
and PMOS. A more emphasis will be on the performance of RITD. Moreover, simple 
tunnel diodes latches with different configurations were also demonstrated, and the result 
is reported in section 8.3. 
 
8.1. Fabrication Process 
 
 The complete fabrication process steps have already given in chapter 4. For a 
continuous flow of discussion, some highlights of the process will be presented again. 





Figure 8.1: Schematic cross-sectional diagram of RITD/CMOS. 
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The CMOS devices used in this study features: (1) Double-well technology, (2) 
Localized oxidation on silicon (LOCOS) to provide isolation between devices, (3) SiO2 
gate oxide of 370 Å thick, (4) Highly n-doped polysilicon gate, (5) Self-aligned source 
and drain formation for both NMOS and PMOS, (6) NFET and PFET threshold adjust 
implant, and (7) Al doped with 1% Si for contact and metallization. This particular 
process utilized nine photo steps. The incorporation of tunnel diodes required an addition 
of two mask levels; hence, total of eleven lithography steps. 
Based on thermal budget considerations, the strategy employed was to integrate 
the RITD after all CMOS high thermal front-end steps, up to the source/drain formation, 
but prior to metallization. As shown in Fig. 8.1, the tunnel diode was grown through 
openings in a 300 nm-thick chemical vapor deposition (CVD) oxide. Prior to MBE 
growth, residual oxide in the openings was stripped in a 50:1 H2O:HF solution for 40 sec. 
Low thermal MBE process then was carried out. Post MBE growth, the devices was 
subjected to rapid thermal anneal (RTA) at 825oC for 1 min. The mesa was formed 
through dry etching technique using a gas mixture of SF6 and He. Finally, the formation 
of contact cuts and metallization for both RITD and CMOS were performed 
simultaneously. 
 Performing seventy-six fabrication steps did not go without any hurdles. There are 
several misprocesses and re-engineering works along the way. First, the nitride etch using 
hot phosphoric solution post field oxide growth (i.e. step 28, Table 4.3) was not 
completed successfully. The solution was either too dilute or the temperature was not hot 
enough. Only a thin layer of nitride (~ 200 Å) was removed. The failure was not detected 
until the KOOI oxide growth was completed, which yielded no oxide at all. Thus, 
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decision was made that the process should continue with slight modification. Instead of 
using the 1000 Å KOOI oxide, the 800 Å of nitride would be use as the screening layer 
during the PFET threshold adjust implant. Without the KOOI oxide step, there is also a 
chance of failure due to oxide thinning along the perimeter of the active areas. 
 Second misprocess was the polysilicon gate etching process. The poly was not 
etched uniformly and at different places the unwanted poly was not etched enough. The 
remedy was to redo the polysilicon gate lithography step, and re-etch the polysilicon with 
up to 50% overetch. Resist adhesion problem was encountered during the lithography 
step, especially on top of 2 µm gate. A post-exposure bake at 115oC for 1 min was 
necessary to solve the problem. Lastly, RITD layers were overetched by about 1000 Å. 
This misprocess might increase slightly the series resistance, but was not expected to 
cause a major effect. 
 
 
8.2. Electrical Characteristics of RITD and CMOS 
 
 Figs. 8.2 and 8.3 show the electrical characteristics of the first monolithically 
integrated CMOS/RITD circuit. The typical IDS-VD characteristics of the NMOS and 
PMOS FETs, both with Leff of 1.5 µm and width of 32 µm, are shown in Fig. 8.2. The 
NMOS is operating in enhancement mode, which has a threshold voltage (Vth) of -0.4 
volts. The typical Vth, however, in CMOS lots fabricated using the same process was 
around 1.0 volts. The Vth of PMOS is slightly higher than the designed value at -2.0 volts.  
The variation in the Vth of the CMOS may be attributed to the accuracy of dose counter 
on the ion implanter. A more in depth performance analysis, design, and simulation of the 
CMOS devices is given in ref. 27.  
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Figure 8.2: The ID-VD characteristics of PMOS and NMOS with Leff of 1.5 µm and 
width of 32 µm. 
 
 
 A 25x25 µm2 patterned growth Si/SiGe RITD grown in the same die exhibits 
negative differential resistance (NDR) behavior with a PVCR of 2.8 and a Jp of 260 
A/cm2 (Fig. 6). While 2.8 is the best, a typical value for PVCR is around 2.4. The 
smallest diode fabricated was a 16 × 16 µm2 overgrowth RITD with PVCR of ~ 2.2 and 
Jp of ~ 250 A/cm2.  It should be noted that while the template in ref. [11] was used for 
integration, the current density of RITDs have been accurately engineered between 1 
A/cm2 and 150 kA/cm2 by adjusting the thickness of an intrinsic spacer layer during 
epitaxial growth [10]. An integrated RITD with a PVCR of 2.8 at room temperature is a 
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Figure 8.3: Current-Voltage characteristics of a 25 × 25 µm2 patterned growth RITD 
grown on the same die as CMOS devices. 
 
 
8.3. RITD Latches 
 
 Having integrated RITD with CMOS, the next step is to demonstrate RITD-FET 
circuits. There are several major application of this technology such as compact mix-
signal circuit [6,7], multi-valued logic [30,31], and multi-state memory [32,33]. The 
common element in these circuit designs is a tunnel diode latch. There are several latch 
configurations that have been reported in the literature. Fig. 8.4 shows the four 
configurations that would be demonstrated in this study.  
 The first latch is composed of a tunnel diode and a resistor in series as shown in 
Fig. 8.4(a), which will be discussed in section 8.3.1. The second type consists of a pair of 
tunnel diodes with a resistive load as shown in Fig. 8.4(b). Section 8.3.2 will describe the 
operation of this type of latch. The third design is called monostable-bistable logic 
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element (MOBILE) latch (Fig. 8.4(c)), which will be discussed in section 8.3.3. Finally, a 
unique MOBILE latch that consists of monolithically integrated a pair of RITDs and an 











 (a) (b) (c) (d) 
 
Figure 8.4: Different latches configurations: (a) a single RITD in series with a resistor, 
(b) a pair of RITDs with a resistive load, (c) MOBILE latch, and (d) 
NMOS-RITD MOBILE latch. 
 
 
8.3.1. Single RITD with Resistive Load 
 
 A simple experiment was conducted to understand the response in I-V 
characteristic when a resistive load is put in series with a tunnel diode. Different values 
resistors were externally breadboarded through a test fixture. Using Keithley 4200 in dual 
sweep mode, the circuit was biased in forward direction from 0 to 3.0 volts and back 
from 3.0 to 0 volts. The data was automatically collected and plotted as shown in Fig. 
8.5. The solid lines represent the forward sweep and the dashed line reverse sweep. 
 Without resistive load (RL), the reverse curve followed exactly the forward curve. 
When RL was increased to 22 Ω, the tunnel diode started to show hysteresis in the reverse 
direction. At a narrow range of voltage bias, there can be two currents in which the 






















the hysteresis was more pronounced, and the range in which the RITD is in bistable 
condition is becoming wider. 
  
 


















Voltage (volts)  
Figure 8.5: Current-voltage characteristics of RITD in series with different load 
resistors. Beyond the critical RL value, the tunnel diode exhibit bistability. 
 
  
 It is important to note at this point that the curve was slanted toward higher 
voltage values with increasing RL. Just as in the case of increasing series resistance, the 
peak current was kept constant in all cases. The valley current, however, started to 
elevate after a certain value of RL, in which the tunnel diode starts to exhibit bistability. 
In the next few paragraphs, a simple current analysis was laid out to predict the critical 
value of RL necessary for tunnel diode to be in bistable mode, RL(crit) . 
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 Let’s consider a simplified version of the I-V characteristic of a tunnel diode as 
shown in Fig. 8.6(a). The peak and valley currents are labeled as Ipo and Ivo respectively. 
Similarly, the peak and valley voltage are named as Vpo and Vvo. A resistor of RL, which 
is less than RL(crit), is put in series with the tunnel diode as shown in Fig. 8.7(b). While the 
Ip and Iv do not change, the Vp and Vv shift to higher values that can be calculated using 
the following expressions. 
 Lpopop RIVV .+=  (8.1) 
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Figure 8.6: A current-voltage analysis of tunnel diode when (a) RL = 0 Ω, (b) RL < 
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 It is important to note that the change in peak voltage is always greater than the 
change in the valley voltage. 
 LvoLpo RIRI .. >  (8.3) 
This brings an implication that at a certain RL value, Vp will overlap with Vv (Fig. 8.6(c)). 
The RL is called the RL(crit), and the value can be calculated as follows.  









=)(  (8.5) 
 Changing RL beyond RL(crit) will force the tunnel diode into the bistable mode. 
Fig. 8.6(d) shows the I-V characteristic in this condition. Since Vp is larger than Vv, it is 
impossible after the peak point for the current to fall back to Ivo. Instead it will drop to a 





VII +=          , )(critLL RR >  (8.6) 
When the bias voltage is swept in the reverse direction, however, the original valley 
current will be recovered. The RITD will also show a range of voltage in which the 
device can operate in two different currents. 
 LvovoDDLpopo RIVVRIV .. +<<+          , )(critLL RR >  (8.7) 
 
 
8.3.2. Tristable Operation with RITDs Pair 
 
Fig. 8.7 illustrates the I-V characteristics of a pair of 25x25 µm2 RITDs in series 
with two NDR regions. The first RITD has a PVCR of 2.76 and the second 2.57 with Jp 
of 0.257 kA/cm2.  
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Figure 8.7: Current-Voltage characteristics of two 25 × 25 µm2 RITDs in series with 
PVCR of 2.76 and 2.57, and Jp of 0.257 kA/cm2. 
 
 
With the same principle as a single tunnel diode latch, a resistive load can be 
added into the circuit to demonstrate bistability. Since there are two NDR region, two 
bistability regions is expected. Fig. 8.8 shows how the voltage response in sense node 
(VSN) as a function of voltage bias (VDD) for different load resistor (RL) values.  As the 
load resistance increases, the two bistability regions start to merge together. At RL of 600 
Ω, the tunnel diodes exhibits tristability (Fig. 8.8(c)).   
The critical value of RL to force the pair of tunnel diodes in to tristable mode can 











=  (8.8) 
where Vp1 and Vv2 are the peak voltage of RITD1 and the valley voltage of RITD2. 
Similarly, Ip1 and Ip2 are the peak current of RITD1 and the valley current of RITD2.  
VSN 
VDD 





 (a) (b) (c) 
 
Figure 8.8: Voltage at sense node (VSN) as a function of supply voltage (VDD) of a pair 




To fully understand the tristable operation of this latch configuration, a load line 
analysis was performed. A load line analysis can be thought of as a convolution operation 
between two functions, the drive and load. In this case the RITD pair is acting as the 
drive, and the resistor as the load. On the I-V characteristic of the RITD pair in Fig. 8.7, a 
load line was added that corresponds to RL of 600Ω. As the supply voltage sweeps from 0 
to 2.5 V, the resistive load line will also shift proportionally to the right. The intercept 
between the load line and the x-axis indicates the operating voltage supply. At VDD of 
0.86 V, the RITD1 starts to operate in bistable condition. At a supply voltage (VDD) of 
1.4 V, the voltage at the storage node (VSN) operates at 1.11 V, 0.82 V, and 0.70 V, 
which indicates tristability. Biasing slightly above 1.4, the RITD2 now becomes bistable 
until VDD of 1.98 V. Fig 8.9 shows the corresponding response at the sense node for each 
stages discussed above.  
 The voltage range in which the latch is in tristable condition can be widened by 
increasing the load resistance. However, this improvement comes with the expense of 
increased operating supply voltage, which is undesirable. The best scenario would to 
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have a FET as load instead of a resistor. A FET exhibit almost infinite resistance on the 
saturation regime, but the current rapidly drops off to zero in the linear regime. Thus, a 
low operating voltage supply can be achieved while the tristability of the latch is 
optimized.  
 





















 0 V to 2.5 V
 2.5 V to 0 V
 
 
Figure 8.9: Voltage response at sense node (VSN) versus supply voltage of a pair of 
RITDs in series with RL of 600 Ω, and the corresponding load line for 




8.3.3. MOBILE Latch 
 
 MOBILE stands for monostable-bistable transition logic element. It consists of two 
RITDs in series as schematically shown in Fig. 8.4(c) with a current injector IIN. This 
current injector can be replaced by other components such as FET or bipolar transistor. 
Fig. 8.10 shows the I-V characteristics of two 16 × 16 µm2 overgrowth RITDs in MOBILE 
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Figure 8.10: Current-voltage characteristics of MOBILE latch configuration with 
different values of IIN.  
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Figure 8.11: Voltage response at sense node (VSN) as a function of supply voltage of a 












configuration for different values of IIN. Positive values of IIN represent the charging 
state. In the same manner, the negative values of IIN signify the discharging state. 
Depending upon whether the latch is charging or discharging, the voltage stored at VSN 
latches to different values for a given voltage supply as shown in Fig. 8.11. 
 Probing further, the percentage in which the voltage swing from VDD to zero is 
called the voltage swing. Fig. 8.12 shows the % of voltage swing as a function of the 
voltage supply for IIN of + 500 µA. At VDD of 0.48 mV, the voltage swing is ~ 100%, 
which means that the latched will be charged to the full rail of VDD and will completely 
discharge to 0 V during the discharge cycle. This is a very significant result. The best 
reported voltage swing on RITD latch was 81% [36]. 
 
 


































8.3.4. NMOS-RITD MOBILE Latch 
 
A monostable-bistable transition logic element (MOBILE) was demonstrated 
using a pair of 25×25 µm2 RITD in series as shown in the inset of Fig. 5. RITD1 and 
RITD2 functioned as the drive and load, respectively. An NMOS with Leff of 1.5 µm and 
width of 32 µm was used as a current injector into the sense node. While Sweeping the 
clock voltage (VCLK), the current and voltage at the sense node (VSN) was measured when 
the NMOS was off (i.e. VG = 0 V) and on (i.e. VG > Vth). Fig. 8.13 shows the current-
voltage characteristics of the RITDs pair. The first NDR is shifted to lower values as 
more current is injected to the sense node by increasing the gate bias voltage. 
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Figure 8.13: Current-Voltage characteristics of a NMOS-RITD MOBILE latch for 










Furthermore, Fig. 8.14 shows the voltage response at the sense node as a 
percentage of the applied clock voltage (VCLK). For a range of VCLK, the circuit latched to 
two different voltages, exhibiting bistability depending on the gate bias. It seemed that 
the range in which the latch is in bistable condition was determined by NMOS in the off-
state condition (i.e. VG = 0.0 V). 
 















 0.0 V    2.5 V
 1.0 V    3.0 V







VCLK (volts)  
 
Figure 8.14: Voltage response at sense node (VSN) as a function of supply voltage of a 
NMOS-RITD MOBILE latch for different gate bias voltages. 
 
 
 Finally, Fig. 8.15 shows the voltage swing as a percentage of the applied clock 
















The latch exhibits voltage swing of 84% of the VCLK at 0.5 V. This study indicates that 
the NMOS-RITD latch is suitable for a low-power application with high voltage swing.  
 




























Figure 8.15: Percentage of voltage swing as a function of the applied voltage supply for 
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